Refine
H-BRS Bibliography
- yes (18) (remove)
Departments, institutes and facilities
Document Type
- Conference Object (14)
- Report (2)
- Article (1)
- Part of a Book (1)
Year of publication
Has Fulltext
- no (18) (remove)
Keywords
- IP protection (3)
- DPA (2)
- Embedded software (2)
- Fault analysis (2)
- Side-channel analysis (2)
- AES (1)
- AMD Family 15h (1)
- ARM Cortex M3 Processor (1)
- Antifuse memory (1)
- Authorship watermark (1)
This paper presents implementation results of several side channel countermeasures for protecting the scalar multiplication of ECC (Elliptic Curve Cryptography) implemented on an ARM Cortex M3 processor that is used in security sensitive wireless sensor nodes. Our implementation was done for the ECC curves P-256, brainpool256r1, and Ed25519. Investigated countermeasures include Double-And-Add Always, Montgomery Ladder, Scalar Randomization, Randomized Scalar Splitting, Coordinate Randomization, and Randomized Sliding Window. Practical side channel tests for SEMA (Simple Electromagnetic Analysis) and MESD (Multiple Exponent, Single Data) are included. Though more advanced side channel attacks are not evaluated, yet, our results show that an appropriate level of resistance against the most relevant attacks can be reached.
On an Integration of an Information Security Management System into an Enterprise Architecture
(2010)
Fault-Channel Watermarks
(2016)